

One-week Online Short-Term Training Program

on

“Emerging Nanoscale Devices, Circuits, and Its Applications” (NANODC-21)

Duration: May 10-14, 2021.

Coordinator – Dr. Sumit Kale, Assistant Professor, Department of ECE, DTU

Co-coordinator- Mr. Sachin Dhariwal, Assistant Professor, Department of ECE, DTU

ORGANIZING COMMITTEE

Patron
Prof. Yogesh Singh
Vice Chancellor, DTU Delhi

Convener
Prof. N S Raghava
HOD, ECE Dept., DTU Delhi

Coordinator
Dr. Sumit Kale
Assistant Professor
ECE Dept., DTU Delhi

Co-Coordinator
Mr. Sachin Dhariwal
Assistant Professor
ECE Dept., DTU Delhi

ABOUT THE INSTITUTE

Delhi Technological University located in Delhi is a premier institution of Engineering and Technology in India. The university plays a key role in the national and global knowledge network, empowering India with the wings of knowledge and innovation. The university aims to imbibe a culture of methodical research and to develop a scientific temper for the integration of science, engineering and management. DTU has been ranked amongst the top institutions in multiple reputed national and international surveys.

ABOUT THE DEPARTMENT

The Department of Electronics and Communication Engineering has experienced considerable growth since its inception in 1976. The vision of the department is to focus on the incubation of innovations in the areas of electronic design/ fabrication, and communication technologies, which are needed to address the growing challenges of tomorrow. The overall aim is to harbor a sustainable, and continuously evolving scientific, technological and educational environment which is both internationally-adapted and industry relevant.

OBJECTIVE OF THE STTP

The aim of this STTP is to provide a deep insight about basic concepts, technology and advancement of Emerging Nanoscale Devices and Circuits. In addition, it explores various applications of nanoscale semiconductor devices for future computing and information processing devices and systems. It also focuses on the fundamentals of nanoscale device design, methodology and testing. It will further give impetus to the participants towards bringing out newer and efficient techniques. Moreover, this short-term training program explore this area, the future scope of the technology, the issues, the challenges, and research opportunities.

One-week Short Term Training Program

(Online)

on

“Emerging Nanoscale Devices, Circuits and Its Applications”

(NANODC-21)

May 10-14, 2021




Organized by

**Department of Electronics and
Communication Engineering**

Delhi Technological University
Bawana Road, Shabbod, Doulapur
Delhi-110042

TOPICS TO BE COVERED	RESOURCE PERSONS	REGISTRATION
<ul style="list-style-type: none"> ◆ Organic Thin Film Solar Cell Technology ◆ Devices and Circuit for Neuromorphic/Memory Computing ◆ High Performance Organic Transistor and Memory for Flexible Electronics Applications ◆ 2D Materials Based Gas Sensors ◆ Device-circuit interaction in NCFETs ◆ Reliability and security issues in VLSI circuits and systems ◆ Device Random Fluctuations in Nano-scale MOSFETs ◆ Techniques for Broadband circuit design ◆ GaN Based Power Amplifier Design ◆ Neuromorphic Computing: Mapping Neural Networks to Hardware ◆ Engineering Ga2O3 based nanostructures and thin-film for high-performance deep UV Photodetectors ◆ Emerging trends in Doping and Junction free transistors 	<ul style="list-style-type: none"> ◆ Prof. Satyabrata Jit, Dept. of Electronics Engineering, IIT (BHU) ◆ Dr. Javar Singh, Dept. of Electrical Engineering, IIT Patna ◆ Dr. Mahesh Kumar, Dept. of Electrical Engineering, IIT Jodhpur ◆ Dr. Mahendra Sakare, Dept. of Electrical Engineering, IIT Ropar ◆ Dr. Shee Prakash Tiwari, Dept. of Electrical Engineering, IIT Jodhpur ◆ Prof. Anand Bhatia, Dept. of ECE, IIT Roorkee ◆ Dr. Ambika Prasad Shah, Dept. of Electrical Engineering, IIT Jammu ◆ Dr. Shubhankar Majumdar, Dept. of ECE, NIT Meghalaya ◆ Dr. Shubham Sahay, Dept. of Electrical Engineering, IIT Kanpur ◆ Dr. Anshu Bag, Dept. of Computing and Electrical Engineering, IIT Mandi ◆ Dr. Chitrakant Sahu, Dept. of Electronics & Comm. Engineering, MNIT Jaipur ◆ Dr. Kausik Nayak, Dept. of Electrical Engineering IIT Hyderabad 	<p>This STTP is open to the faculty members of AICTE/UGC approved Engineering Institutes/Universities / R&D Labs /Industry person/ PhD scholars/ post graduates and undergraduates students interested to know about the current status, scope and challenges about Emerging Nanoscale devices, Circuits and their applications.</p> <p>The interested person should fill the Google form by clicking on the link below: https://forms.gle/dHFWUo1DGL3N4z2BA</p> <p style="color: red;">No Registration fee is required for attending this STTP.</p> <p>Important Dates Last date of registration: May 7, 2021 Confirmation to the participants: May 9, 2021</p> <p>Address for Correspondence</p> <p>Coordinator Dr. Sumit Kale Assistant Professor ECE Dept., DTU Delhi Email: sumit.kale@du.ac.in, sumitkale785@gmail.com Phone: 09179417966, 09926337023</p> <p>Co-Coordinator Mr. Sachin Dharwal Assistant Professor ECE Dept., DTU Delhi Email: sachindharwal@dtu.ac.in Phone: 07737783333</p> <p>Website: http://du.ac.in/ Note: E-Certificate will be provided to those participants whose attendance will be minimum 75% after successful completion of STTP.</p>

The screenshot displays a Google Meet session. The central focus is a presentation slide titled "One Week Online Short Term Training Programme On Emerging Nanoscale Devices, Circuits and Its Applications (NANODC-21)" running from May 10th to 14th, 2021. The current slide is for "Day-3" on Wednesday, May 12th, 2021, at 11:01 AM. The topic is "High Performance Organic Transistor and Memory for Flexible Electronics Applications", presented by Dr. Shree Prakash Tiwari, an Associate Professor at IIT Jodhpur. The program is organized by the Department of Electronics & Communication Engineering at Delhi Technology University. The slide also identifies the coordinator as Dr. Sumit Kale and the co-coordinator as Mr. Sachin Dharwal. The meeting interface shows a grid of participants, with "sachin dharwal" currently presenting. The Windows taskbar at the bottom shows the system time as 11:01 AM on 5/12/2021.



REC K Nayak is presenting Vantha G. and 71 more 12:27 PM

EFFECT OF INTERFACE TRAP (N_0 & σ) VARIATION

- Below E_g acceptor traps get -ve charged by accepting electron (filled state) and above E_g neutral (empty state).
- Above E_g donor traps get +ve charged by donating electron (empty state) and below E_g neutral (filled state).
- As the N_0 (10^{10} - 10^{12} $\text{cm}^{-3}\text{eV}^{-1}$) and σ (0.05-0.2) increases, the effective interface trap concentration in the SC bandgap region increases and the V_f fluctuations increases for both acceptor and donor traps.

[14] Sularsanan, A. and Nayak, K., *Journal of Computational Electronics*, 2021, pp.1[26]

One-week online Short-Te... Raise hand Turn on captions K Nayak is presenting

